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ABSTRACT  
   
Transparent conducting oxides (TCOs) are electrically conductive materials 
and have been widely utilized in several applications, especially in opto-
electrical devices, but TCOs are still used in fabrications of only a few active 
device. Although most of TCOs are n-type, an increasing number of binary 
metal oxides with p-type conductivity are also being investigated. For 
instance, the p-type zinc oxide (ZnO) is difficult to fabricate due to the 
absence of appropriate dopants. The lithium (Li)-, sodium (Na)-, potassium 
(K)-, nitrogen (N)-, phosphorus (P)- and arsenic (As)-dopants were 
observed as deep acceptors, which resulted in no significant p-type 
conduction of ZnO films. In addition, impurities and lattice defects in ZnO, 
such as oxygen vacancies and zinc interstitial supply the electrons. A series 
of TCOs based on copper-based oxide materials such as delafossite copper 
oxide (CuMO2), where M represents elements in group IIIA, have recently 
been extensively studied for p-type conductivity materials.  
 
Keywords:  Oxide materials, delafossite, transparent conducting oxide 
(TCO), p-type  
 
9.1 INTRODUCTION 
 
The difficulties in the fabrication of p-type transparent conducting oxides 
(TCOs) may be caused by a characteristic of electronic structure of oxides 
 
 
166 
 
Current Advances in Microdevices and Nanotechnology Series 1 
ISBN 978-967-2306-25-2 
2019 
in which the upper edge of the valence band is strongly localized to oxide 
ions [1]. It is known as a single electron pair. When the positive holes are 
introduced at the edge, charges are then localized on the oxygen ion 
resulting a deep trap. The positive holes require sufficient amount of energy 
to cross the large barrier height to migrate inside the crystal lattice, which 
reduces the conductivity and charge-carrier mobility [2]. A possible solution 
was proposed where an introduction of a degree of covalency in the 
bonding of metal-oxygen will induce the formation of an extended valence 
band structure. This is essential in order to obtain a p-type TCO, and the 
techniques is called chemical modulation of the valence band (CMVB) [3]. 
Cationic species are required to serve the CMVB technique, such as the 
3d10 closed shell configuration of Cu+ ions and 4d10 closed shell 
configuration of silver ions (Ag+) [3]. Figure 1 shows a diagram of the 
CMVB technique. Electron pairs occupy both atomic orbitals and resulting 
level of anti-bonding is the highest occupied level [2].  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1: Schematic illustration of CMVB technique 
 
According to valence bond theory, the oxide ions are sp3 hybrid orbital in 
the valence state of an oxygen (O) atom. There are 2s2 orbital in eight 
electrons in which conveyed on an oxide ion in four σ co-ordination bonds. 
A nature of non-bonding in oxide ion can be reduced using the electronic 
configuration and could exhibits a higher quantity of holes at the edge of 
the valence band. Thus, cuprous oxide (Cu2O) have been recognized as a 
p-type TCO [4]. However, Cu2O has a narrow band gap in the range of 2.1-
2.6 eV [5, 6]. Oxide materials having a delafossite structure of MIMIIIO2 
where MI is monovalent ions, such as copper (Cu+) and Ag+ ions and MIII 
is trivalent ions, such as gallium (Ga+3), aluminum (Al+3), indium (In+3), 
iron (Fe+3), chromium (Cr+3) and cobalt (Co+3) ions have been 
formulated to increase in band gap. Each MI atom is facilitated directly with 
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two oxygen atoms in order to place an O-MI-O dumbbell unit is parallel 
with c-axis. All MI layers are linked to the MIIIO2 layers by the O-MI-O 
dumbbell units. Each oxide ion in the MIIIO2 layer, on the other hand, 
forms a pseudo-tetrahedral coordination (MIII3MIO) with the neighboring 
MIII and MI ions [3], thus reduces the nature of non-bonding in the oxide 
ions and holes are delocalized at the edge of valence band. Moreover, this 
oxide-layered structure also reduces the cross-linking contribution of MI 
ions, and thus increases the bandwidth of oxides [1]. This structure also 
revealed that coordination number of the MI ions is low because of the 
large separation from oxygen ligands, thus 2p electrons in oxygen ligands 
and MI d10 electrons form a solid coulombic repulsion. The MI d10 energy 
levels are being similar to the O 2p level resulted in a high level of mixture. 
This is important approach to fabricate p-type TCO using CMVB technique 
[7]. 
 
The nickel oxide (NiO), as benchmark of oxide materials, have been first 
discovered as a p-type TCO [8]. Then, there was an improvement over NiO 
until transparent p-type conductivity films of copper aluminum oxide 
(CuAlO2) was reported [1]. This result is very promising, although the 
conductivity was smaller than n-type TCO approximately a factor of 1000. 
A various p-type TCOs based on Cu+ delafossite oxides were later reported 
[1, 9-11]. Cu-based TCOs with the delafossite structure have been 
developed, such as CuMO2 where M is elements in group IIIA including 
Al, Ga, and In. Figure 2 shows the delafossite oxide crystal structure of 
CuMO2. 
 
 
Figure 2: Crystal structure of delafossites copper oxide (CuMO2) 
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9.2 DELAFOSSITE OXIDE 
 
The CuAlO2 is known as a transparent p-type semiconductor material with 
a direct band gap approximately 3.5 eV. CuAlO2 thin films are synthesized 
using pulsed laser deposition (PLD) [1,12], plasma enhanced metalorganic 
chemical vapor deposition (MPE-MO-CVD) [13], DC sputtering [14] and 
sol-gel [15-18] methods. The carrier concentration, Hall mobility and direct 
band gap were obtained using pulsed laser deposition method as 2.7 × 
1019cm-3, 0.13 cm2/Vs and 3.5 eV, respectively [12]. The CuAlO2 films 
prepared by laser ablation has obtained the conductivity and carrier 
concentration about 1 × 10-1 Scm-1 and 1.3 × 1017 cm-3, respectively [1]. 
The films also exhibit high transparency with 80% of optical transmittance 
in the visible range. CuAlO2 was also successfully fabricated by a sol-gel 
method. Precursor materials have been prepared in various ways based on 
the sol-gel method. For example, the CuAlO2 films was fabricated using 
copper (II) acetate monohydrate (Cu(CH3COO)2·H2O) and alumatrane as 
precursor materials [13]. The solution was prepared by continued stirring 
the mixed solution at the ambient temperatures for 12-hours [15]. 
Meanwhile, there was a fabrication of CuAlO2 films by nitrate route, where 
copper and aluminum nitrates were used as precursor materials. The nitrate 
solution was stirred at the ambient temperatures for 1-hour, followed by 
additional stirring at 70 oC for 2-hours to obtain jellification [16]. It has been 
reported previously that the copper indium oxide (CuInO2) has the largest 
band gap of 3.9 eV. The delafossite CuInO2 shows both p- and n-type 
conductions using a suitable impurity doping and optimum conditions of 
the deposition rate. However, the conductivity of CuInO2 films was 
unfortunately smaller than other p-type TCOs, which reported value of 
approximately 1 × 10−3 Scm−1. In addition, a PLD method was also used to 
produce a p-type CuInO2 films from phase-pure targets [5]. 
 
The discovery of p-type TCOs led to the investigation of transparent 
semiconductor oxides (TSOs). This indicates the possibility of formation p-
n junctions using a combination of TCOs’ p-type and n-type. Figure 3 
shows lattice constant versus energy gap of some p-type materials. Recently, 
ZnO has become favorable among researchers to be used as n-type TCO 
due to its stability, environmentally friendly and available in bulk. To 
fabricate p-n hetero-junctions with n-type ZnO, it is essential to match 
lattice between both the p- and n-types of the TCOs. Copper gallium oxide 
(CuGaO2) is favorable among them in order to suppress the use of indium 
and to have a smaller lattice discrepancy with ZnO as shown in Figure 3. 
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Figure 3: Lattice constant versus energy gap of some p-type materials 
 
 
9.3 COPPER GALLIUM OXIDE MATERIALS 
 
A CuGaO2 phase is rhombohedral, which belong to the CuMIIIBO2 
family. It is known as a good p-type TCO possessing an energy band gap 
of ~3.6 eV [6]. CuGaO2 has a larger axis lattice constant which is a = 2.98 
Å, and comparable to that of CuAlO2 (a = 2.86 Å). The a-axis lattice 
constant in ZnO is 3.25 Å. Thus, a combination of p-CuGaO2/n-ZnO 
hetero-layer is progressively ideal for the development of p–n junctions with 
these delafossite materials in relation to the lattice mismatch. This material 
configuration has an intermediate electronic structure between CuAlO2 and 
CuInO2. 
  
The CuGaO2 films were epitaxially grown on Al2O3 (001) utilizing a pulsed 
laser deposition (PLD) and resulted the energy band gap of ~3.6 eV, 
electrical conductivity of ~6 × 10−2 Scm−1, carrier density of ~2 × 1018 cm−3 
(for hole density), and hall mobility of 0.23 cm2/Vs at room temperature 
[6]. Meanwhile, the holes concentration in the films can be controlled in the 
range of 1014 to 1017 cm-3 under different oxygen partial pressure during 
PLD. After post-annealing at 1215 oC, hall mobility of 0.8 cm2/Vs was 
obtained, which is the highest reported value among CuGaO2 films [17]. 
Furthermore, the polycrystalline p-type CuGaO2 films were fabricated 
using the radio frequency (RF) sputtering method. P-type CuGaO2 films 
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with the energy band gap of ~3.4 eV was produced for 12-hours in N2 
atmospheres by post-annealing at 850 oC. The activation energy at room 
temperature was approximately estimated at 0.22 eV and the conductivity 
was approximately 5.6 × 10−3 Scm−1 [10].  
 
The challenge in the growth of CuGaO2 films is to minimize the formation 
of secondary phases, particularly Cu2O and copper gallate spinels 
(CuGa2O4), which are driven by the variable valence state of the Cu cations 
[19]. The growth temperature affected the formation of undesirable phases 
in CuGaO2 films, such as CuGa2O4, gallium oxide (Ga2O3) and CuO, thus 
indicated it is growth temperature dependence [17]. The films contained 
CuGa2O4 and CuO at low temperatures below 725 oC, while the phase of 
Ga2O3 was formed at a higher temperature of 780 oC due to desorption of 
Cu atoms. Single-phase CuGaO2 films were only obtained at a temperature 
of around 750 oC which is a narrow growth temperature. The growth 
temperature dependence of the phase separation of the CuGaO2 thin films 
was investigated by PLD [18]. The phase is a mixture of CuGaO2, Cu2O 
and CuGa2O4 at relatively low growth temperatures. Most of the phase at 
higher temperatures is CuGaO2. The purity of the phase is further 
improved by annealing at a high temperature. Films with p-type resistivity 
of 33.8 Ω-cm, carrier density of 6.3 × 1017 cm-3 and mobility of 
approximately 0.32 cm2/Vs were obtained for almost a phase-pure 
CuGaO2 film.  
 
9.4 SUMMARY 
 
A CuGaO2 film is a promising material for p-type TCO. However, the 
challenge in the growth of ternary CuGaO2 films is in minimizing the 
formation of secondary phases, particularly Cu2O and CuGa2O4. The 
largest mobility achieved by CuGaO2 films was about 0.8 cm2/Vs prepared 
by PLD method after post annealing at 1215 oC. The mobility is still inferior 
compare to ZnO mobility discussed before. Thus, in order to obtain high 
quality of CuGaO2 films for industrial use, films without phase separation 
in a large scale with high uniformity are much desired. Furthermore, the 
mobility has to be graded up. Up to now, as discussed, the CuGaO2 films 
have been prepared by vacuum-based technologies such as PLD and RF 
sputtering method [10]. The PLD method has such disadvantages, the 
necessity of costly equipment and the difficulty in scaling-up the 
technology. While the sputtering method has high equipment cost and 
relatively low production rates.  
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ABSTRACT  
   
Failure analysis (FA) is an important function in the development and 
manufacturing of integrated circuits. It provides essential information for 
troubleshooting a complex device while ensuring reliability of a product. 
The objective of FA is to identify cause of failure and initiate corrective 
actions. Complex engineering knowledge is required in understanding the 
nature of a device failure, identifying the problem and subsequently 
providing a solution to avoid the failure again during the production of the 
device.  FA identifies the causes of failure by analyzing stresses and other 
mechanisms causing failure. Device failure is defined as any non-
conformance of the device to its electrical and/or visual/mechanical 
specifications. A failure mechanism usually leads to an identifiable change 
in a device. This chapter reveals the common techniques in troubleshooting 
IC and flow for identifying FA which consists of fault localization, de-
processing, defect localization and inspection characterization. A failed 
component can provide important information to enhance the reliability of 
a device or product. 
 
Keywords:  failure analysis, troubleshooting, fault localization, reliability 
 
10.1    INTRODUCTION 
 
Current manufacturing is driven by the rapid technological changes. High 
technology manufacturing processes are increasingly moving towards 
flexible, intelligent production systems [1]. It is now a common 
 
 
174 
 
Current Advances in Microdevices and Nanotechnology Series 1 
ISBN 978-967-2306-25-2 
2019 
manufacturing practice to reduce and minimize the number of defects and 
errors in a process and to do things right at the first time. The ultimate aim 
is to reduce the number of defected products to zero. However, zero-defect 
means zero failures during operation but not necessarily implies zero 
imperfections, blemishes, or nonconformities  [2]. 
 
Failure Analysis (FA) is the process of determining the physical root cause 
of component failure, troubleshooting a device, where determining how or 
why a semiconductor device has failed.  Failure analysis is necessary in order 
to understand what caused the failure and how it can be prevented in the 
future. Device failure is defined as any non-conformance of the device to 
its electrical and/or visual/mechanical specifications. Therefore, 
destructive and non-destructive methods involved during the analysis 
process. Sometimes non-destructive analysis can turn into destructive 
analysis due to improper handling and incorrect technique performed on 
the sample. 
 
10.2   Failure Analysis Terminology 
 
Some terminology associated with failure analysis will be introduced. These 
terms are commonly used in written report and communications between 
the failure analysis department and the customers. The customer plays the 
key role in specifying the specifications of a device explicitly. The terms are 
as presented in Table 1. 
 
Table 1: Terminology used in failure analysis 
 
Failure 
Description 
Statement that explains on device failure; 
normally how much the device deviating 
from the specifications stated.  
Failure 
Mechanism 
Detailed description on the anomalies 
behind the failure of a device. 
Root Cause Cause or factor a nonconformance and the 
fundamental reason for the occurrence of a 
problem. 
Fault 
Localization 
Step to localize and narrow down the area of 
failed part and isolate the defective areas. 
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10.3 FAILURE ANALYSIS PROCESS FLOW 
 
Failure analysis starts with failure verification. Failures can occur during 
several points of a product’s life cycle and during manufacturing. It is 
important to validate the failure of a sample prior to failure analysis in order 
to conserve valuable FA resources.  Failure verification is usually performed 
to characterize the failure mode.  Moreover, good characterization of the 
failure mode is necessary to make the FA efficient and accurate.   
 
After failure verification, the failure analysis engineer subjects the sample to 
various FA techniques step by step, collecting attributes and other 
observations along the way. Attributes is referred to properties, 
characteristics and functionality of the samples in order to find the root 
cause of the failure. Failure analysis start with non-destructive analysis and 
if necessary destructive analysis will be performed subsequently. The results 
of various steps must be corroborative and consistent. Any inconsistency in 
results must be evaluated before proceeding to the next FA step. The most 
important factor in failure analysis is how far the failure location can be 
narrowed down while still maintaining the failure symptoms (undestroyed 
state). 
 
 
10.4 NON-DESTRUCTIVE ANALYSIS  
 
For failure analysis, non-destructive test will be first considered before 
proceeding with the destructive test. Non-destructive test is challenging in 
preserving the actual failure at localized spot and it involves with tedious 
process [3]. Non-destructive techniques are those the steps that do not 
involve and cause any permanent change to the device. Figure 1 shows the 
general process flow in failure analysis.   
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Figure 1: The basic failure analysis flow 
 
In order to understand the failure from customer’s, verifications step are 
very important. During verifications, samples must be in same condition as 
in return by customers. During verifications step, normally destructive test 
not allowed to do in the samples. As in Table 2, non-destructive tests are 
listed with the function of each test.   
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Table 2: Non-destructive technique and purpose 
 
Technique Purpose and Application 
Failure 
Verification 
Process of validating the failure of the sample. The best 
way to verify a failure is to electrically test the samples 
using the automatic test equipment (ATE) used during 
production testing. For simple test such as for short or 
open test, bench testing and current-voltage (I/V) 
curve tracing are very good techniques. They are fast 
for complementing ATE testing for failure verification 
and characterization. 
Optical 
Microscopy 
To inspect any anomalies on external or internal 
samples. 
X-ray 
Radiography 
To examine the interior details of the samples without 
open the samples. 
Curve 
Tracing 
To check the current-voltage characteristics of an 
electrical path. 
Scanning 
Acoustic 
Microscopy 
(SAM) 
To detect delamination or disbond between package 
interfaces, e.g., interfaces between the plastic resin 
package material, the die, the die paddle, the lead-frame, 
the die attach material, etc.   
 
10.5    DESTRUCTIVE ANALYSIS 
 
After a failure is confirmed (during non-destructive), the next part is 
localized the area of failure. In this step, normally the will open for visual 
inspection and other steps in the internal package. In destructive techniques, 
the samples will change and alter permanently either by using chemical, 
mechanical or electrical methods [4-5]. Table 3 list steps that call as 
destructive techniques and the applications.    
 
10.6   FAULT LOCALIZATION 
 
Fault localization is a technique to locate faults or failure in a sample. This 
process is not fixed to one technique only, but it involves with many 
techniques in order to define the root cause of the failure [6]. Both software 
and hardware diagnostics tools will be used in this process. The size and 
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complexity of an electronic devices challenging factors to accurately localize 
faults prior to any destructive FA tests. Normally, destructive technique 
such as photon emission microscopy (PEM), fluorescent micro-thermal 
imaging and liquid crystal hot spot analysis are used to localize the failure 
areas [7]. 
 
These tools are expensive and require experienced personnel trained in 
integrated circuit (IC) layout, testing and the technique itself in order to 
optimize the testing processes. Both of physical and electrical steps are 
required to identify and localize the failure.  In modern devices, fault 
localization step is more challenging due to complexity of the package and 
complexity of the systems in the devices increased sharply. The complexity 
is defined as the total number of transistors and the total wiring length on 
the IC. 
 
Table 3: Destructive test techniques and applications 
 
Technique Application 
Decapsulation A process for opening the IC package before visual 
inspection, chemical analysis, or electrical examination 
of the die and the internal features of the package.  For 
hermatic package, the process is referred to as 
'delidding' or 'decapping.' 
Cross 
Sectioning 
A technique for mechanically exposing a plane of 
interest in a die or package for further analysis or 
inspection. Normally, this consists of sawing, 
grinding, polishing, and staining the specimen until 
the plane of interest is ready for optical or electron 
microscopy 
Hot Spot 
Detection/ 
Liquid Crystal 
To locate areas on the die surface that exhibit 
excessive heating.  Excessive heating indicates a high 
current flow, which may be due to die defects or 
abnormalities like dielectric ruptures, metallization 
shorts, and leaky junctions. 
Light Emitting 
Microscope  
A technique for detection of light-emitting defects 
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Microprobing To achieve electrical contact with or access to a point 
in the active circuitry of the die. Electrical contact is 
made by dropping fine-tipped probe needles directly 
on the point of interest, or on an area to which the 
point of interest is connected. 
Scanning 
Electron 
Microscope 
(SEM) 
For inspecting topographies of specimens at very high 
magnifications with real-time imaging. 
Energy 
Dispersive X-
ray (EDX) 
For identifying the elemental composition of the 
specimen, or an area of interest. 
 
 
 
 
Figure 2: Electrical over-stress phenomena. (a) Bulging of package, (b) 
Burnt or crack package, (c) Burnt Metal and (d) heat stressed silicon. 
(a) (b) 
(c) (d) 
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10.7    ROOT CAUSES IN IC FAILURES 
 
After localizing the area of failure in an integrated circuit, failure analysis 
engineer will find the cause of the failure.  Anomalies in the function of the 
sample is caused by the change of resistance in between any electrical nodes 
or in any electrical path of the samples. However, the samples normally do 
not fail for electrical reasons but caused by either physical, chemical, or 
mechanical faults.  
 
The two main classifications of failures are overstress and wear-out. 
Overstress is a condition where extreme conditions were applied exceeding 
the strength of materials. The condition occurs abruptly, and it is 
catastrophic [8]. Wear-out is an accumulation of damage under extended 
usage or repeated stress applications. Wear-out and overstress test can be 
detected as early during reliability test.  
 
The major failures are due to electrical overstress (EOS) and electrostatic 
static discharge damage (ESD). EOS phenomena are the thermal damage 
that occur when the device is subjected to a voltage and current that induced 
heat which is over the specified heat limits of the device [9-10]. Heat 
generated during EOS event result of resistive heating and localized high 
temperatures in the devices. Some examples are as shown in Figure 2. The 
high temperature causes destructive damage to the materials used in the 
device’s construction. 
 
Electrostatic Discharge (ESD) is a phenomenon when abrupt current 
flows between two electrically charged objects caused by contacts, 
an electrical short, or dielectric breakdown. ESD can create electric sparks 
and causes two main failures. First failure is associated with the danger of 
gate oxide dielectric breakdown due to the high voltage seen during ESD 
events in a CMOS device [11]. The thin gates of an input buffer are tied 
directly to the input pin and thus, are especially vulnerable to oxide 
breakdown. Dielectric breakdown is also of concern within the protection 
circuits since thin-gate MOS devices are commonly used.  
 
The second effect from ESD stress is melting of material due to Joule 
heating which refers to the resistive heat generated by a current moving 
through an electric field. If the high current of an ESD event produce high 
current which is sufficiently localized in an area of high electric field, second 
breakdown would occur. This is leading to either device failure, i.e., shorts 
and opens, or the substantial damages under increased leakage current. 
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10.8    SUMMARY 
 
This chapter summarizes general steps in failure analysis. Failure analysis 
and investigation are to determine the root cause of failure the devices, 
component or asset fail or not perform as expected. The findings from 
failure analysis will be used to take remedial action and prevent from 
recurrence.  
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